

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

FIG. 6 is a block diagram of a symbol width lock detection circuit. The circuit is divided into three main sections: 170, 180, and 144. Section 170 (enclosed in a dashed box) contains a Data width counter (182) and Symbol width correction logic (184). The Data width counter (182) receives a DAT signal (150) and outputs H-STB (200), H-C-DAT (207), and L-STB (204). The Symbol width correction logic (184) receives H-STB (200), H-C-DAT (207), and L-STB (204) and outputs H-WIDTH (218), H-WIDTH (221), and L-WIDTH (228). Section 180 (enclosed in a dashed box) contains a High Symbol Widths Table (186), a Low Symbol Widths Table (188), a Width Comparison block (190), an H-CALC block (232), an L-CALC block (236), and a Bit Width Calculation Lock Detection block (192). The High Symbol Widths Table (186) receives H-WIDTH (218) and outputs H-WIDTH (221). The Low Symbol Widths Table (188) receives L-WIDTH (228) and outputs L-WIDTH (234). The Width Comparison block (190) receives H-WIDTH (221) and L-WIDTH (234) and outputs H-CALC (232) and L-CALC (236). The H-CALC block (232) outputs H-CALC (234) to the Bit Width Calculation Lock Detection block (192). The L-CALC block (236) outputs L-CALC (238) to the Bit Width Calculation Lock Detection block (192). The Bit Width Calculation Lock Detection block (192) outputs a LOCK signal (240). Section 144 (enclosed in a dashed box) contains a Serial Output Data block (172), a Packed Output Data block (174), and a Symbol Output Data block (176). The Serial Output Data block (172) receives H-HIGH-DATA/LOW-DATA (177) and L-HIGH-DATA/LOW-DATA (178) and outputs Serial Data (172) and Serial Clock (172). The Packed Output Data block (174) receives H-HIGH-DATA/LOW-DATA (177) and L-HIGH-DATA/LOW-DATA (178) and outputs 16 Bits Packed Data (144) and Data Strobe (144). The Symbol Output Data block (176) receives H-HIGH-DATA/LOW-DATA (177) and L-HIGH-DATA/LOW-DATA (178) and outputs 4 bits Symbol Data (176), High/Low Data (176), and Data Strobe (176). The circuit is controlled by PLL-Phases (150).




FIG. 6




FIG. 7




FIG. 8

280




FIG. 9




FIG. 10




FIG. 11




FIG. 12

350




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17